Reduction Even wider gates

module top_module( 
    input [99:0] in,
    output out_and,
    output out_or,
    output out_xor 
);
assign out_and = ∈
assign out_or = |in;
assign out_xor = ^in;
endmodule